| ²é¿´: 977 | »Ø¸´: 2 | |||
| ±¾Ìû²úÉú 1 ¸ö ·ÒëEPI £¬µã»÷ÕâÀï½øÐв鿴 | |||
[½»Á÷]
·Ò뼸¾äÓ¢Îľä×Ó
|
|||
|
FPGA SIMULATION OF AD CONVERTER BY USING GIGA HERTZ SPEED DATA ACQUISITION FOR PARTIAL DISCHARGE DETECTION This paper is purely a model to determine the design circuit to implement Partial Discharge(PD) detection in FPGA technology. The research involve ISE simulator version 9.2i(Xilinx)and very high integrated circuit Hardware Description Language(VHDL) programming to evaluate the use of Field Programming Gate Array(FPGA)for the detection and counting of partial discharge signals in underground cable. The impulse signals at the input data have very fast rise time in the range of 1 ns to 2 ns. The functional approach of the ADC with peak detector block and counter with reset block will be described and emphasize in this paper. |
» ²ÂÄãϲ»¶
0703»¯Ñ§336·ÖÇóµ÷¼Á
ÒѾÓÐ4È˻ظ´
[¸´ÊÔµ÷¼Á]Î÷ÄϿƼ¼´óѧ¹ú·À/²ÄÁϵ¼Ê¦ÍƼö
ÒѾÓÐ6È˻ظ´
»¯Ñ§¹¤³Ì321·ÖÇóµ÷¼Á
ÒѾÓÐ12È˻ظ´
211±¾£¬11408Ò»Ö¾Ô¸ÖпÆÔº277·Ö£¬ÔøÔÚÖпÆÔº×Ô¶¯»¯Ëùʵϰ
ÒѾÓÐ4È˻ظ´
²ÄÁÏר˶326Çóµ÷¼Á
ÒѾÓÐ5È˻ظ´
¶«ÄÏ´óѧ364Çóµ÷¼Á
ÒѾÓÐ5È˻ظ´
¹ú×Ô¿ÆÃæÉÏ»ù½ð×ÖÌå
ÒѾÓÐ7È˻ظ´
ҩѧ383 Çóµ÷¼Á
ÒѾÓÐ4È˻ظ´
286Çóµ÷¼Á
ÒѾÓÐ5È˻ظ´
085601Çóµ÷¼Á
ÒѾÓÐ3È˻ظ´
» ÇÀ½ð±ÒÀ²£¡»ØÌû¾Í¿ÉÒԵõ½:
ÎïÀíѧ µ÷¼Á
+1/92
¹âѧ¹¤³Ìѧ˶µ÷¼ÁÐÅÏ¢
+2/86
ÖØÇìÒ½¿Æ´óѧÉñ¾¿ÆÑ§ÖÐÐÄ/²¡ÉúÓëÉúÀíϵ³ÏÑûº£ÄÚÍâÓÅÐ㲩ʿ¼ÓÃ˲©Ê¿ºó¶ÓÎ飨³¤ÆÚ£©
+1/82
Õã½Å©ÁÖ´óѧÕÐÊÕµ÷¼Á
+1/81
ÎïÀíѧ µ÷¼Á
+1/80
¹ØÓÚ̼Á¿×ӵ㿹¾úµÄÑо¿
+1/35
Ìì½ò¹¤Òµ´óѧº½¿Õº½Ì첩ʿÕÐÉú
+1/35
½ÌÑÐÂÛÎÄSCIÆÚ¿¯Í¶¸åÑ¡¿¯
+1/34
Çൺ´óѧ̩ɽѧÕß¿ÎÌâ×éÕÐ2026ÄêÉêÇ뿼ºËÖÆ²©Ê¿
+1/34
н®´óѧÕÐÊÕѧ˶µ÷¼Á
+1/24
ÄϾ©Ò½¿Æ´óѧ-Ĥµ°°×½á¹¹Ó빦ÄÜ¿ÎÌâ×é-ÕÐÊÕ2026¼¶²©Ê¿Ñо¿Éú
+1/12
¹þ¶û±õÀí¹¤´óѧ²ÄÁÏÓ뻯ѧ¹¤³ÌѧԺ ÄÉÃ×¹¦ÄܲÄÁÏÓë¹âµç´ß»¯ÍÅ¶Ó ÕÐÊÕ˶ʿÑо¿Éú
+1/7
½ÌÓý²¿³¤½Ñ§Õߺʹ´ÐÂÍŶӷ¢Õ¹¼Æ»®¡±ÈëÑ¡ÍŶÓÕÐÊÕ ²ÄÁÏ£¬»¯Ñ§Ó뻯¹¤²©Ê¿Ñо¿Éú
+1/7
ÖйúÃñº½·ÉÐÐѧԺÏȽøÁ¬½ÓÍŶÓÕÐÊÕº½¿ÕÓ¡¢º½¿Õ»úеרҵ˶ʿÑо¿Éú£¨Ñ§Ë¶×¨Ë¶¾ù¿É£©
+1/7
¸£ÖÝ´óѧ¹ú¼Ò¼¶È˲ÅÌÀÓýÐÀ½ÌÊÚ¿ÎÌâ×é2026ÄêÕÐÊÕ¡±ÉêÇ뿼ºËÖÆ¡°´¢ÄÜµç³Ø·½Ïò²©Ê¿Ñо¿Éú
+1/6
¸£½¨Å©ÁÖ´óѧÂÌÉ«¹âµçÆ÷¼þÓë´¢ÄÜµç³ØÍŶÓÕÐÊÕ2026ÄêÑо¿Éú(º¬µ÷¼Á)
+1/5
ÖØÇì´óѧ³ÏÕÐ2026ÄêÉúÎï²ÄÁÏ·½Ïò²©Ê¿Éú
+1/4
ÇóÍÆ¼öÐԼ۱ȺÃÓõÄÇòÄ¥¹Þ
+1/3
Ïã¸Û¿Æ¼¼´óѧ£¨¹ãÖÝ£© ÕÐÊÕÎÂÊÒÆøÌå¼à²âÓë¼õÅÅ·½ÏòµÄ²©Ê¿¡¢²©ºó¡¢Ë¶Ê¿¡¢RA
+1/3
±±¾©´óѧ»·¾³Ñ§ÔºÕÅ×Ó˧Ñо¿Ô±ÕÐÊÕ¿ÆÑÐÖúÀí
+1/3
8814402
ÖÁ×ðľ³æ (Ö°Òµ×÷¼Ò)
- ·ÒëEPI: 509
- Ó¦Öú: 18 (СѧÉú)
- ¹ó±ö: 0.381
- ½ð±Ò: 12916.1
- Ìû×Ó: 4183
- ÔÚÏß: 357.8Сʱ
- ³æºÅ: 1184404
ÌìÉÏrj(½ð±Ò+16, ·ÒëEPI+1): 2011-03-07 20:46:24
|
ͨ¹ýʹÓü¼¼ÎºÕ×ÈËÙ¶ÈÊý¾Ý²É¼¯£¬ADת»»Æ÷µÄFPGAÄ£ÄâÓÃÓÚ¾Ö²¿·Åµç¼ì²â ±¾ÎÄÊÇÒ»¸ö´¿´âÄ£ÐÍ£¬ÒÔÈ·¶¨Éè¼ÆµÄµç·À´ÊµÏÖÔÚFPGA¼¼ÊõÖоֲ¿·Åµç£¨PD£©µÄ¼ì²â¡£ ÕâÏîÑо¿Éæ¼°ISE Simulator 9.2i°æ±¾£¨Xilinx£©ºÍ³¬¸ß¼¯³Éµç·Ӳ¼þÃèÊöÓïÑÔ£¨VHDL£©±à³Ì£¬À´ÓÃÓÚ¼ì²âÒÔ¼°ÔÚµØÏµçÀ¾ֲ¿·ÅµçÐźżÆÊýµÄÆÀ¹ÀÏÖ³¡±à³ÌÃÅÕóÁУ¨FPGA£©µÄʹÓᣠÔÚÊäÈëÊý¾ÝµÄÂö³åÐźÅÓзdz£¿ìËÙÉÏÉýʱ¼ä£¬·¶Î§Îª1ÄÉÃëÖÁ2ÄÉÃë¡£±¾ÎĽ«ÃèÊö²¢Ç¿µ÷¾ßÓзåÖµ¼ì²âÄ£¿éµÄADCºÍ¾ßÓи´Î»Ä£¿éµÄ¼ÆÊýÆ÷µÄ¹¦ÄÜʵÏÖ·½·¨¡£ |
2Â¥2011-03-03 15:15:39
3Â¥2011-03-03 15:24:15













»Ø¸´´ËÂ¥