| ²é¿´: 987 | »Ø¸´: 2 | |||
| ±¾Ìû²úÉú 1 ¸ö ·ÒëEPI £¬µã»÷ÕâÀï½øÐв鿴 | |||
[½»Á÷]
·Ò뼸¾äÓ¢Îľä×Ó
|
|||
|
FPGA SIMULATION OF AD CONVERTER BY USING GIGA HERTZ SPEED DATA ACQUISITION FOR PARTIAL DISCHARGE DETECTION This paper is purely a model to determine the design circuit to implement Partial Discharge(PD) detection in FPGA technology. The research involve ISE simulator version 9.2i(Xilinx)and very high integrated circuit Hardware Description Language(VHDL) programming to evaluate the use of Field Programming Gate Array(FPGA)for the detection and counting of partial discharge signals in underground cable. The impulse signals at the input data have very fast rise time in the range of 1 ns to 2 ns. The functional approach of the ADC with peak detector block and counter with reset block will be described and emphasize in this paper. |
» ²ÂÄãϲ»¶
346Çóµ÷¼Á[0856]
ÒѾÓÐ7È˻ظ´
һ־Ըɽ´ó07»¯Ñ§ 332·Ö ËÄÁù¼¶Òѹý ±¾¿ÆÉ½¶«Ë«·Ç Çóµ÷¼Á£¡
ÒѾÓÐ3È˻ظ´
310Çóµ÷¼Á
ÒѾÓÐ3È˻ظ´
»úеר˶299Çóµ÷¼ÁÖÁ²ÄÁÏ
ÒѾÓÐ4È˻ظ´
070300»¯Ñ§319Çóµ÷¼Á
ÒѾÓÐ7È˻ظ´
08¹¤¿Æ 320×Ü·Ö Çóµ÷¼Á
ÒѾÓÐ6È˻ظ´
Ò»Ö¾Ô¸Ìì½ò´óѧ»¯Ñ§¹¤ÒÕרҵ£¨081702£©315·ÖÇóµ÷¼Á
ÒѾÓÐ12È˻ظ´
307Çóµ÷¼Á
ÒѾÓÐ3È˻ظ´
265Çóµ÷¼Á
ÒѾÓÐ3È˻ظ´
301Çóµ÷¼Á
ÒѾÓÐ10È˻ظ´
» ÇÀ½ð±ÒÀ²£¡»ØÌû¾Í¿ÉÒԵõ½:
ÄϾ©Ò½¿Æ´óѧÉúֳҽѧÓë×Ó´ú½¡¿µ¹úÖØÊµÑéÊÒ-¶·Éºê¿ÎÌâ×é-ѧÊõ˶ʿÕÐÉú
+1/95
¼ÃÄÏ´óѧÁÖÐã¾ê½ÌÊÚÕÐÊÕ²ÄÁÏÀ಩ʿÉú
+1/84
ÎÂÖÝ´óѧÂÀ¾§¾§¿ÎÌâ×é2026ÄêÕÐÉú
+1/76
»¶Ó½»Á÷×Éѯ
+1/44
PBATÈܽâ×ö³ÉÈéÒº
+1/38
ÉϺ£½»Í¨´óѧÉòµÀÖǸ±½ÌÊÚÕÐÊÕ2026ÄêÁªÅ಩ʿ/˶ʿÑо¿Éú£¨Î¢ÄÉÆ÷¼þÓëÖÆÔì·½Ïò£©
+1/33
1
+1/32
2026Ä깤¿ÆË¶Ê¿µ÷¼Á-ÉϺ£´óѧȫ¹úÖØµãʵÑéÊÒÍŶÓ-²ÄÁÏÊý¾ÝÍÚ¾ò·½Ïò-Ñо¿Éú3-5ÈË
+1/30
º£ÄÏʦ·¶´óѧËïÔªÔªÀÏʦÕÐÉú²©Ê¿£¬Ãû¶î1~2¸ö£¬2026Äê9Ô·ÝÈëѧ£¨¹âµç/¹âÈÈ´ß»¯·½Ïò£©
+1/17
Äþ²¨¶«·½Àí¹¤´óѧÓàÅô¿ÎÌâ×é2026ÄêÉϺ£½»´óÁªÅ಩ʿÉú¡¢²©Ê¿ºó¡¢¿ÆÑÐÖúÀíÕÐÆ¸
+1/17
ÄϾ©ÁÖÒµ´óѧ-¹ú¼Ò¼¶ÇàÄêÈ˲ÅÍÅ¶Ó ÕÐ2026¼¶ÉêÇ뿼ºËÖÆ²©Ê¿£¨ºÏ³É»¯Ñ§¡¢Ö²Îﻯѧ·½Ïò£©
+1/14
ÖйúÃñº½·ÉÐÐѧԺÏȽøÁ¬½ÓÍŶÓÕÐÊÕº½¿ÕÓ¡¢º½¿Õ»úеרҵ˶ʿÑо¿Éú£¨Ñ§Ë¶×¨Ë¶¾ù¿É£©
+1/9
Çൺ¿Æ¼¼´óѧ¿É³ÖÐø¸ß·Ö×ÓÍÅ¶Ó ¿¼ÑÐÕÐÉú
+1/6
¹ú¼Ò¼¶È˲ÅÍÅ¶Ó³ÏÆ¸ÉúÎïÐÅÏ¢Ïà¹Ø×¨ÒµµÄ¿ÆÑÐÖúÀí
+1/4
ÄϾ©ÁÖÒµ´óѧ»¯Ñ§¹¤³ÌѧԺ°ØÐÊ·å¿ÎÌâ×éÕÐÊÕ2026ÄêÉêÇ뿼ºËÖÆ²©Ê¿2Ãû
+1/4
Öйú¿ÆÑ§Ôº¹ý³Ì¹¤³ÌÑо¿ËùÖúÀíÑо¿Ô±£¨Õýʽְ¹¤£©ºÍ²©Ê¿ºóÕÐÆ¸ÆôÊÂ
+1/3
¶«±±ÁÖÒµ´óѧ£¨211£¬Ë«Ò»Á÷£©ËÎÀÏʦ¿ÎÌâ×éÕÐÊո߷Ö×Ó¡¢»¯Ñ§¡¢¸´ºÏ²ÄÁϵȷ½ÏòÑо¿Éú
+1/2
Çóµ÷¼Á£üÒ»Ö¾Ô¸¹ã¶«¹¤Òµ´óѧ¿ØÖƹ¤³Ì£ü×Ü·Ö355£ü±¾¿ÆµçÆø£üÓÐÏîÄ¿/¾ºÈü/ÂÛÎľÀú
+1/2
Î人·ÄÖ¯´óѧ·ÄÖ¯ÏËά¼°ÖÆÆ·½ÌÓý²¿ÖصãʵÑéÊÒÕÐÊÕ²©Ê¿Ñо¿Éú
+1/2
¡¾2026Äê´º¼¾²¹Â¼¡¿ÏÃÃÅ´óѧÌïÖÐȺԺʿ/Ò׿¥½ÌÊÚÄÉÃ×¹â×ÓѧÍŶÓÕÐÊÕ2026ÄêÈëѧ²©Ê¿Éú
+1/1
8814402
ÖÁ×ðľ³æ (Ö°Òµ×÷¼Ò)
- ·ÒëEPI: 509
- Ó¦Öú: 18 (СѧÉú)
- ¹ó±ö: 0.381
- ½ð±Ò: 12916.1
- Ìû×Ó: 4183
- ÔÚÏß: 357.8Сʱ
- ³æºÅ: 1184404
ÌìÉÏrj(½ð±Ò+16, ·ÒëEPI+1): 2011-03-07 20:46:24
|
ͨ¹ýʹÓü¼¼ÎºÕ×ÈËÙ¶ÈÊý¾Ý²É¼¯£¬ADת»»Æ÷µÄFPGAÄ£ÄâÓÃÓÚ¾Ö²¿·Åµç¼ì²â ±¾ÎÄÊÇÒ»¸ö´¿´âÄ£ÐÍ£¬ÒÔÈ·¶¨Éè¼ÆµÄµç·À´ÊµÏÖÔÚFPGA¼¼ÊõÖоֲ¿·Åµç£¨PD£©µÄ¼ì²â¡£ ÕâÏîÑо¿Éæ¼°ISE Simulator 9.2i°æ±¾£¨Xilinx£©ºÍ³¬¸ß¼¯³Éµç·Ӳ¼þÃèÊöÓïÑÔ£¨VHDL£©±à³Ì£¬À´ÓÃÓÚ¼ì²âÒÔ¼°ÔÚµØÏµçÀ¾ֲ¿·ÅµçÐźżÆÊýµÄÆÀ¹ÀÏÖ³¡±à³ÌÃÅÕóÁУ¨FPGA£©µÄʹÓᣠÔÚÊäÈëÊý¾ÝµÄÂö³åÐźÅÓзdz£¿ìËÙÉÏÉýʱ¼ä£¬·¶Î§Îª1ÄÉÃëÖÁ2ÄÉÃë¡£±¾ÎĽ«ÃèÊö²¢Ç¿µ÷¾ßÓзåÖµ¼ì²âÄ£¿éµÄADCºÍ¾ßÓи´Î»Ä£¿éµÄ¼ÆÊýÆ÷µÄ¹¦ÄÜʵÏÖ·½·¨¡£ |
2Â¥2011-03-03 15:15:39
3Â¥2011-03-03 15:24:15













»Ø¸´´ËÂ¥