| ²é¿´: 994 | »Ø¸´: 2 | |||
| ±¾Ìû²úÉú 1 ¸ö ·ÒëEPI £¬µã»÷ÕâÀï½øÐв鿴 | |||
[½»Á÷]
·Ò뼸¾äÓ¢Îľä×Ó
|
|||
|
FPGA SIMULATION OF AD CONVERTER BY USING GIGA HERTZ SPEED DATA ACQUISITION FOR PARTIAL DISCHARGE DETECTION This paper is purely a model to determine the design circuit to implement Partial Discharge(PD) detection in FPGA technology. The research involve ISE simulator version 9.2i(Xilinx)and very high integrated circuit Hardware Description Language(VHDL) programming to evaluate the use of Field Programming Gate Array(FPGA)for the detection and counting of partial discharge signals in underground cable. The impulse signals at the input data have very fast rise time in the range of 1 ns to 2 ns. The functional approach of the ADC with peak detector block and counter with reset block will be described and emphasize in this paper. |
» ²ÂÄãϲ»¶
0703»¯Ñ§321·ÖÇóµ÷¼Á
ÒѾÓÐ4È˻ظ´
Ò»Ö¾Ô¸±±¾©»¯¹¤´óѧ²ÄÁÏÓ뻯¹¤£¨085600£©296Çóµ÷¼Á
ÒѾÓÐ19È˻ظ´
298Çóµ÷¼Á
ÒѾÓÐ5È˻ظ´
346Çóµ÷¼Á Ò»Ö¾Ô¸070303Óлú»¯Ñ§
ÒѾÓÐ6È˻ظ´
288×ÊÔ´Óë»·¾³×¨Ë¶Çóµ÷¼Á£¬²»ÏÞרҵ£¬ÓÐѧÉϾÍÐÐ
ÒѾÓÐ3È˻ظ´
324Çóµ÷¼Á
ÒѾÓÐ11È˻ظ´
307Çóµ÷¼Á
ÒѾÓÐ13È˻ظ´
071010 323 ·ÖÇóµ÷¼Á
ÒѾÓÐ3È˻ظ´
²ÄÁϵ÷¼Á
ÒѾÓÐ9È˻ظ´
²ÄÁÏר˶µ÷¼Á
ÒѾÓÐ10È˻ظ´
» ÇÀ½ð±ÒÀ²£¡»ØÌû¾Í¿ÉÒԵõ½:
ÉÇÍ·´óѧ º£Ñó¿ÆÑ§-ÉúÎïѧ-ÉúÎïÒ½Ò©´óÁ¿½ÓÊܵ÷¼Á
+1/189
¶àͨµÀÊý¾Ý²É¼¯/ÏßÐÔ¹¦ÂÊ·Å´óÆ÷×âÁÞ£ü×Ô¶¯»¯¿ØÖÆÊµÑé
+1/91
ÖØÇ칤ÉÌ´óѧ ½ÌÓý²¿Ñо¿ÖÐÐÄÕÐÊÕ»¯¹¤/»·¾³/²ÄÁÏ/ʯÓÍ/»úе·½Ïò2026Äêµ÷¼ÁÑо¿Éú
+1/57
ÑĮ̀´óѧ»·¾³Óë²ÄÁϹ¤³ÌѧԺÐÂÄÜÔ´²ÄÁÏ¿ÎÌâ×éÕÐ˶ʿÑо¿Éú
+1/39
ÖÐÔʳƷʵÑéÊÒ & Ö£ÖÝÇṤҵ´óѧ2026Äê˶ʿÑо¿ÉúÁªºÏÅàÑøµ÷¼Á¹«¸æ
+1/37
¡¾·ÖÏí¡¿ÕÐÊÕ08¹¤Ñ§Ë¶Ê¿£¨ÒªÇó¹ý¹ú¼ÒÏߣ©
+1/34
ÄÏͨ´óѧ¹ú¼Ò¼¶È˲ÅÍŶÓÕÐÊÕÎÀÉú¼ìÑ顢ҽѧ¼ìÑéÏà¹Ø·½Ïòµ÷¼ÁÑо¿Éú
+2/34
»¶Ó08»ò²¿·Ö07¿ªÍ·µÄÓÐÔµÈ˱¨¿¼
+1/30
Õã½´óѧ¹âµçѧԺ¡¢¼«¶Ë¹âѧʵÑéÊÒ °¢Ãë·½Ïò ÕÐÆ¸¿ÆÑÐÖúÀí2Ãû
+1/12
ʳƷѧ˶¿¼Ñе÷¼Á
+1/10
Äϲýº½¿Õ´óѧ ²ÄÁÏѧԺ ÕвÄÁÏÀàµ÷¼ÁÑо¿Éú£¬Ãû¶î¶à£¬Éϰ¶»ú»á´ó
+1/10
¡¾²©Ê¿ÕÐÉú¡¿Ìì½òÀí¹¤´óѧ¹ú¼Ò½ÜÇàÍõÌú¿ÎÌâ×éÕÐÊÕ2026Ä격ʿÑо¿Éú
+1/8
08¹¤Ñ§Ó¢Ò»Êý¶þ290 Èý¸ö½±Ñ§½ðÁ½¸öÊ¡Èý Ò»¸öÊ¡´´ÓÅÐã½áÏî BÇøÇóµ÷¼Á
+1/8
µ÷¼ÁÕÐÉú»¯Ñ§»¯¹¤£¨0817¡¢0856£©
+1/8
ËÕÖݳõ´´¹«Ë¾³ÏƸÓлúºÏ³É»¯Ñ§¼Ò
+1/6
½×¶ÎÐÔѹÁ¦
+2/6
²ÄÁϳÉÐͼ°¿ØÖƹ¤³Ì
+1/4
ɽ¶«¼ÃÄÏÊ¡ÊôÖØµã¸ßУÉú̬»·¾³Àà˶ʿµ÷¼ÁÐÅÏ¢
+1/2
2026Äê±±¾©Ê¯ÓÍ»¯¹¤Ñ§Ôº»·¾³Ñ§¿Æ-Ë®ÎÛȾ¿ØÖƹ¤³Ì·½Ïò¿ÎÌâ×é»¶ÓÄú
+1/2
Î人·ÄÖ¯´óѧȫ¹úÖØµãʵÑéÊÒÂÀÓÀ¸Ö½ÌÊÚ¿ÎÌâ×éÕÐÊÕ²ÄÁÏ¡¢»¯Ñ§¡¢ÉúÎïÏà¹Ø×¨ÒµË¶Ê¿Ñо¿Éú
+1/1
8814402
ÖÁ×ðľ³æ (Ö°Òµ×÷¼Ò)
- ·ÒëEPI: 509
- Ó¦Öú: 18 (СѧÉú)
- ¹ó±ö: 0.381
- ½ð±Ò: 12916.1
- Ìû×Ó: 4183
- ÔÚÏß: 357.8Сʱ
- ³æºÅ: 1184404
ÌìÉÏrj(½ð±Ò+16, ·ÒëEPI+1): 2011-03-07 20:46:24
|
ͨ¹ýʹÓü¼¼ÎºÕ×ÈËÙ¶ÈÊý¾Ý²É¼¯£¬ADת»»Æ÷µÄFPGAÄ£ÄâÓÃÓÚ¾Ö²¿·Åµç¼ì²â ±¾ÎÄÊÇÒ»¸ö´¿´âÄ£ÐÍ£¬ÒÔÈ·¶¨Éè¼ÆµÄµç·À´ÊµÏÖÔÚFPGA¼¼ÊõÖоֲ¿·Åµç£¨PD£©µÄ¼ì²â¡£ ÕâÏîÑо¿Éæ¼°ISE Simulator 9.2i°æ±¾£¨Xilinx£©ºÍ³¬¸ß¼¯³Éµç·Ӳ¼þÃèÊöÓïÑÔ£¨VHDL£©±à³Ì£¬À´ÓÃÓÚ¼ì²âÒÔ¼°ÔÚµØÏµçÀ¾ֲ¿·ÅµçÐźżÆÊýµÄÆÀ¹ÀÏÖ³¡±à³ÌÃÅÕóÁУ¨FPGA£©µÄʹÓᣠÔÚÊäÈëÊý¾ÝµÄÂö³åÐźÅÓзdz£¿ìËÙÉÏÉýʱ¼ä£¬·¶Î§Îª1ÄÉÃëÖÁ2ÄÉÃë¡£±¾ÎĽ«ÃèÊö²¢Ç¿µ÷¾ßÓзåÖµ¼ì²âÄ£¿éµÄADCºÍ¾ßÓи´Î»Ä£¿éµÄ¼ÆÊýÆ÷µÄ¹¦ÄÜʵÏÖ·½·¨¡£ |
2Â¥2011-03-03 15:15:39
3Â¥2011-03-03 15:24:15














»Ø¸´´ËÂ¥