| 查看: 908 | 回复: 3 | |||||||
[交流]
业内Top3外企-研发岗位招聘-要求学校背景985/211-坐标北京/上海-可先站内私信咨询
|
Principal / Lead Front-end Design Engineer (RTL) Location: BJ/SH Position Description: Deliver/implement DDR/HBM IP. The engineer should be able to act as a strong team member and contributor. Exercise judgment within generally defined practices and policies. Specific duties include: Proficiency in logic design, simulation. Proficiency in Verilog and its simulation environment. Good knowledge of IC design. At least seven year experience working on digital IC development projects, excellent communication skills and the uncanny ability to both lead and contribute in a cooperative team environment. Position Requirements: Essential Qualifications: Must have BS degree with 7~12+ years of applicable experience, MS degree with 5~10+ years of applicable experience in electrical engineering, microelectronics, comparable engineering science or solid state physics. Essential that the individual demonstrates strong communication, verbal and written. Requires good communication skills in English. Will have demonstrated successful completion of 10+ design projects as an individual contributor. Familiar with JEDEC-DDR/HBM, DFI and AMBA protocols and have DDR project design experience. Email: electronics98@126.com |
回复此楼» 猜你喜欢
国自然评审意见
已经有8人回复
-
国自然面上复盘~欢迎讨论
已经有14人回复
-
系统查不到
已经有11人回复
-
有多少人是今天查系统知道结果的？
已经有18人回复
-
为什么资助数各大高校都创新高，自己申请怎么就这么难
已经有12人回复
-
有没有仍没收到信息的
已经有3人回复
-
导师吐槽：我怎么摊上了这么个极品研究生！
已经有8人回复
-
基金不中，共勉
已经有11人回复
-
麻烦专家们看看评委们的意见（F口面上）
已经有9人回复
-
2026年叶企孙基金
已经有6人回复
2楼2018-10-02 21:54:19
3楼2018-10-03 03:35:56
4楼2018-10-03 22:25:35
10