| 查看: 858 | 回复: 3 | |||||||
[交流]
业内Top3外企-研发岗位招聘-要求学校背景985/211-坐标北京/上海-可先站内私信咨询
|
Principal / Lead Front-end Design Engineer (RTL) Location: BJ/SH Position Description: Deliver/implement DDR/HBM IP. The engineer should be able to act as a strong team member and contributor. Exercise judgment within generally defined practices and policies. Specific duties include: Proficiency in logic design, simulation. Proficiency in Verilog and its simulation environment. Good knowledge of IC design. At least seven year experience working on digital IC development projects, excellent communication skills and the uncanny ability to both lead and contribute in a cooperative team environment. Position Requirements: Essential Qualifications: Must have BS degree with 7~12+ years of applicable experience, MS degree with 5~10+ years of applicable experience in electrical engineering, microelectronics, comparable engineering science or solid state physics. Essential that the individual demonstrates strong communication, verbal and written. Requires good communication skills in English. Will have demonstrated successful completion of 10+ design projects as an individual contributor. Familiar with JEDEC-DDR/HBM, DFI and AMBA protocols and have DDR project design experience. Email: electronics98@126.com |
回复此楼» 猜你喜欢
拟解决的关键科学问题还要不要写
已经有8人回复
-
请教限项目规定
已经有5人回复
-
最失望的一年
已经有16人回复
-
存款400万可以在学校里躺平吗
已经有33人回复
-
求助一下有机合成大神
已经有3人回复
-
求推荐英文EI期刊
已经有5人回复
-
26申博
已经有3人回复
-
基金委咋了？2026年的指南还没有出来？
已经有10人回复
-
基金申报
已经有6人回复
-
疑惑？
已经有5人回复
2楼2018-10-02 21:54:19
3楼2018-10-03 03:35:56
4楼2018-10-03 22:25:35