| 查看: 238 | 回复: 0 | |||
| 当前主题已经存档。 | |||
[资源]
【共享】【书籍】Verilog Coding for Logic Synthesis
|
|||
|
Verilog Coding for Logic Synthesis Posted by admin under Science And Engineering Provides a practical approach to Verilog design and problem solving. * Bulk of the book deals with practical design problems that design engineers solve on a daily basis. * Includes over 90 design examples. * There are 3 full scale design examples that include specification, architectural definition, micro-architectural definition, RTL coding, testbench coding and verification. * Book is suitable for use as a textbook in EE departments that have VLSI courses http://www.icefile.net/index.php ... hesis.ebook-Spy.pdf or http://depositfiles.com/files/358765 or http://rapidshare.com/files/2181 ... hesis.ebook-Spy.pdf |
回复此楼» 猜你喜欢
三无产品还有机会吗
已经有4人回复
-
投稿返修后收到这样的回复，还有希望吗
已经有7人回复
-
压汞仪和BET测气凝胶孔隙率
已经有4人回复
-
博士申请都是内定的吗？
已经有14人回复
-
谈谈两天一夜的“延安行”
已经有13人回复
-
氨基封端PDMS和HDI反应快速固化
已经有11人回复
-
之前让一硕士生水了7个发明专利，现在这7个获批发明专利的维护费可从哪儿支出哈？
已经有11人回复
-
论文投稿求助
已经有4人回复
-
Applied Surface Science 这个期刊。有哪位虫友投过的能把word模板发给我参考一下嘛
已经有3人回复
-
投稿精细化工
已经有6人回复