| 查看: 269 | 回复: 0 | ||
| 当前主题已经存档。 | ||
[资源]
【共享】【书籍】Verilog Coding for Logic Synthesis
|
||
|
Verilog Coding for Logic Synthesis Posted by admin under Science And Engineering Provides a practical approach to Verilog design and problem solving. * Bulk of the book deals with practical design problems that design engineers solve on a daily basis. * Includes over 90 design examples. * There are 3 full scale design examples that include specification, architectural definition, micro-architectural definition, RTL coding, testbench coding and verification. * Book is suitable for use as a textbook in EE departments that have VLSI courses http://www.icefile.net/index.php ... hesis.ebook-Spy.pdf or http://depositfiles.com/files/358765 or http://rapidshare.com/files/2181 ... hesis.ebook-Spy.pdf |
回复此楼» 猜你喜欢
有多少人是今天查系统知道结果的？
已经有16人回复
-
系统查不到
已经有10人回复
-
基金不中，共勉
已经有3人回复
-
怎么查啊
已经有5人回复
-
范进中举一文的中心思想
已经有10人回复
-
我不理解！
已经有13人回复
-
2026年的国家社科基金项目通讯评审的新规则与新动向、新挑战
已经有9人回复
-
2026国自然函评费到账
已经有25人回复
-
2026年8月25日国自然放榜前突然收到列入评审专家邮件，有关系吗？
已经有28人回复
-
能否退出参与的面上项目解除限项
已经有26人回复
投票:
