| 查看: 247 | 回复: 0 | ||
| 当前主题已经存档。 | ||
[资源]
【共享】【书籍】Verilog Coding for Logic Synthesis
|
||
|
Verilog Coding for Logic Synthesis Posted by admin under Science And Engineering Provides a practical approach to Verilog design and problem solving. * Bulk of the book deals with practical design problems that design engineers solve on a daily basis. * Includes over 90 design examples. * There are 3 full scale design examples that include specification, architectural definition, micro-architectural definition, RTL coding, testbench coding and verification. * Book is suitable for use as a textbook in EE departments that have VLSI courses http://www.icefile.net/index.php ... hesis.ebook-Spy.pdf or http://depositfiles.com/files/358765 or http://rapidshare.com/files/2181 ... hesis.ebook-Spy.pdf |
回复此楼» 猜你喜欢
为什么中国大学工科教授们水了那么多所谓的顶会顶刊，但还是做不出宇树机器人？
已经有11人回复
-
网上报道青年教师午睡中猝死、熬夜猝死的越来越多，主要哪些原因引起的？
已经有9人回复
-
【博士招生】太原理工大学2026化工博士
已经有5人回复
-
什么是人一生最重要的？
已经有5人回复
-
280求调剂
已经有3人回复
-
面上可以超过30页吧？
已经有11人回复
-
版面费该交吗
已经有15人回复
-
体制内长辈说体制内绝大部分一辈子在底层，如同你们一样大部分普通教师忙且收入低
已经有18人回复