| 查看: 240 | 回复: 0 | ||
| 当前主题已经存档。 | ||
[资源]
【共享】【书籍】Verilog Coding for Logic Synthesis
|
||
|
Verilog Coding for Logic Synthesis Posted by admin under Science And Engineering Provides a practical approach to Verilog design and problem solving. * Bulk of the book deals with practical design problems that design engineers solve on a daily basis. * Includes over 90 design examples. * There are 3 full scale design examples that include specification, architectural definition, micro-architectural definition, RTL coding, testbench coding and verification. * Book is suitable for use as a textbook in EE departments that have VLSI courses http://www.icefile.net/index.php ... hesis.ebook-Spy.pdf or http://depositfiles.com/files/358765 or http://rapidshare.com/files/2181 ... hesis.ebook-Spy.pdf |
回复此楼» 猜你喜欢
参与限项
已经有4人回复
-
有没有人能给点建议
已经有5人回复
-
假如你的研究生提出不合理要求
已经有12人回复
-
全日制（定向）博士
已经有5人回复
-
萌生出自己或许不适合搞科研的想法，现在跑or等等看？
已经有4人回复
-
Materials Today Chemistry审稿周期
已经有4人回复
-
对氯苯硼酸纯化
已经有3人回复
-
所感
已经有4人回复
-
要不要辞职读博？
已经有7人回复
-
北核录用
已经有3人回复