| ²é¿´: 402 | »Ø¸´: 1 | |||
| µ±Ç°Ö÷ÌâÒѾ´æµµ¡£ | |||
niuniu2000Ìú³æ (ÕýʽдÊÖ)
|
[½»Á÷]
¼ÆËã»úÓ¢Óï´Ê»ã£¨¶Ô¼ÆËã»ú¸ÐÐËȤµÄÅóÓÑ¿´¹ýÀ´Å¶£©
|
||
|
Ö÷°åÏà¹Ø´Ê»ã ADIMM£¨advanced Dual In-line Memory Modules£¬¸ß¼¶Ë«ÖØÄÚǶʽÄÚ´æÄ£¿é£© AMR£¨Audio£¯Modem Riser£»ÒôЧ£¯µ÷ÖÆ½âµ÷Æ÷Ö÷»ú°å¸½¼ÓÖ±Á¢²å¿¨£© AHA£¨Accelerated Hub Architecture£¬¼ÓËÙÖÐÐļܹ¹£© ASK IR£¨Amplitude Shift Keyed Infra-Red£¬³¤²¨ÐοÉÒÆ¶¯ÊäÈëºìÍâÏߣ© ATX: AT Extend£¨À©Õ¹ÐÍAT£© BIOS£¨Basic Input/Output System£¬»ù±¾ÊäÈë/Êä³öϵͳ£© CSE£¨Configuration Space Enable£¬¿É·ÖÅä¿Õ¼ä£© DB: Device Bay£¬É豸²å¼Ü DMI£¨Desktop Management Interface£¬×ÀÃæ¹ÜÀí½Ó¿Ú£© EB£¨Expansion Bus£¬À©Õ¹×ÜÏߣ© EISA£¨Enhanced Industry Standard Architecture£¬ÔöÇ¿Ðι¤Òµ±ê×¼¼Ü¹¹£© EMI£¨Electromagnetic Interference£¬µç´Å¸ÉÈÅ£© ESCD£¨Extended System Configuration Data£¬¿ÉÀ©Õ¹ÏµÍ³ÅäÖÃÊý¾Ý£© FBC£¨Frame Buffer Cache£¬Ö¡»º³å»º´æ£© FireWire£¨»ðÏߣ¬¼´IEEE1394±ê×¼£© FSB: Front Side Bus£¬Ç°ÖÃ×ÜÏߣ¬¼´Íⲿ×ÜÏß FWH£¨ Firmware Hub£¬¹Ì¼þÖÐÐÄ£© GMCH£¨Graphics & Memory Controller Hub£¬Í¼ÐκÍÄÚ´æ¿ØÖÆÖÐÐÄ£© GPIs£¨General Purpose Inputs£¬ÆÕͨ²Ù×÷ÊäÈ룩 ICH£¨Input/Output Controller Hub£¬ÊäÈë/Êä³ö¿ØÖÆÖÐÐÄ£© IR£¨infrared ray£¬ºìÍâÏߣ© IrDA£¨infrared ray£¬ºìÍâÏßͨÐŽӿڿɽøÐоÖÓòÍø´æÈ¡ºÍÎļþ¹²Ïí£© ISA: Industry Standard Architecture£¬¹¤Òµ±ê×¼¼Ü¹¹ ISA£¨instruction set architecture£¬¹¤ÒµÉèÖüܹ¹£© MDC£¨Mobile Daughter Card£¬Òƶ¯Ê½×Ó¿¨£© MRH-R£¨Memory Repeater Hub£¬ÄÚ´æÊý¾Ý´¦ÀíÖÐÐÄ£© MRH-S£¨SDRAM Repeater Hub£¬SDRAMÊý¾Ý´¦ÀíÖÐÐÄ£© MTH£¨Memory Transfer Hub£¬ÄÚ´æ×ª»»ÖÐÐÄ£© NGIO£¨Next Generation Input/Output£¬ÐÂÒ»´úÊäÈë/Êä³ö±ê×¼£© P64H£¨64-bit PCI Controller Hub£¬64λPCI¿ØÖÆÖÐÐÄ£© PCB£¨printed circuit board£¬Ó¡Ë¢µç·°å£© PCBA£¨Printed Circuit Board Assembly£¬Ó¡Ë¢µç·°å×°Å䣩 PCI: Peripheral Component Interconnect£¬»¥Á¬ÍâΧÉ豸 PCI SIG£¨Peripheral Component Interconnect Special Interest Group£¬»¥Á¬ÍâΧÉ豸רҵ×飩 POST£¨Power On Self Test,¼Óµç×Ô²âÊÔ£© RNG£¨Random number Generator£¬Ëæ»úÊý×Ö·¢ÉúÆ÷£© RTC: Real Time Clock£¨ÊµÊ±Ê±ÖÓ£© KBC£¨KeyBroad Control£¬¼üÅÌ¿ØÖÆÆ÷£© SAP£¨Sideband Address Port£¬±ß´øÑ°Ö·¶Ë¿Ú£© SBA£¨Side Band Addressing£¬±ß´øÑ°Ö·£© SMA: Share Memory Architecture£¬¹²ÏíÄÚ´æ½á¹¹ STD£¨Suspend To Disk£¬´ÅÅÌ»½ÐÑ£© STR£¨Suspend To RAM£¬Äڴ滽ÐÑ£© SVR: Switching Voltage Regulator£¨½»»»Ê½µçѹµ÷½Ú£© USB£¨Universal Serial Bus£¬Í¨Óô®ÐÐ×ÜÏߣ© USDM£¨Unified System Diagnostic Manager£¬Í³Ò»ÏµÍ³¼à²â¹ÜÀíÆ÷£© VID£¨Voltage Identification Definition£¬µçѹʶ±ðÈÏÖ¤£© VRM £¨Voltage Regulator Module£¬µçѹµ÷ÕûÄ£¿é£© ZIF: Zero Insertion Force, Áã²åÁ¦ Ö÷°å¼¼Êõ Gigabyte ACOPS: Automatic CPU OverHeat Prevention System£¨CPU¹ýÈÈÔ¤·Àϵͳ£© SIV: System Information Viewer£¨ÏµÍ³ÐÅÏ¢¹Û²ì£© ÅÍÓ¢ ESDJ£¨Easy Setting Dual Jumper£¬¼ò»¯CPUË«ÖØÌøÏß·¨£© ºÆöÎ UPT£¨USB¡¢PANEL¡¢LINK¡¢TV-OUTËÄÖØ½Ó¿Ú£© оƬ×é ACPI£¨Advanced Configuration and Power Interface£¬ÏȽøÉèÖú͵çÔ´¹ÜÀí£© AGP£¨Accelerated Graphics Port£¬Í¼ÐμÓËÙ½Ó¿Ú£© I/O£¨Input/Output£¬ÊäÈë/Êä³ö£© MIOC: Memory and I/O Bridge Controller£¬ÄÚ´æºÍI/OÇÅ¿ØÖÆÆ÷ NBC: North Bridge Chip£¨±±ÇÅоƬ£© PIIX: PCI ISA/IDE Accelerator£¨¼ÓËÙÆ÷£© PSE36: Page Size Extension 36£bit£¬36Î»Ò³Ãæ³ß´çÀ©Õ¹Ä£Ê½ PXB: PCI Expander Bridge£¬PCIÔöÇ¿ÇÅ RCG: RAS/CAS Generator£¬RAS/CAS·¢ÉúÆ÷ SBC: South Bridge Chip£¨ÄÏÇÅоƬ£© SMB: System Management Bus£¨È«ÏµÍ³¹ÜÀí×ÜÏߣ© SPD£¨Serial Presence Detect£¬ÄÚ´æÄÚ²¿ÐòºÅ¼ì²â×°Öã© SSB: Super South Bridge£¬³¬¼¶ÄÏÇÅоƬ TDP: Triton Data Path£¨Êý¾Ý·¾¶£© TSC: Triton System Controller£¨ÏµÍ³¿ØÖÆÆ÷£© QPA: Quad Port Acceleration£¨ËĽӿڼÓËÙ£© CPUÏà¹Ø´Ê»ã 3DNow! £¨3D no waiting£© ALU £¨Arithmetic Logic Unit£¬ËãÊõÂß¼µ¥Ôª£© AGU£¨Address Generation Units£¬µØÖ·²ú³Éµ¥Ôª£© BGA £¨Ball Grid Array£¬Çò×´¾ØÕóÅÅÁУ© BHT £¨branch prediction table£¬·ÖÖ§Ô¤²â±í£© BPU£¨Branch Processing Unit£¬·ÖÖ§´¦Àíµ¥Ôª£© Brach Pediction (·ÖÖ§Ô¤²â£© CMOS:Complementary Metal Oxide Semiconductor£¬»¥²¹½ðÊôÑõ»¯Îï°ëµ¼Ìå CISC£¨Complex Instruction Set Computing£¬¸´ÔÓÖ¸Á¼ÆËã»ú£© CLK£¨Clock Cycle£¬Ê±ÖÓÖÜÆÚ£© COB£¨Cache on board£¬°åÉϼ¯³É»º´æ£© COD£¨Cache on Die£¬Ð¾Æ¬ÄÚ¼¯³É»º´æ£© CPGA£¨Ceramic Pin Grid Array£¬ÌÕ´ÉÕëÐÍÕ¤¸ñÕóÁУ© CPU£¨Center Processing Unit£¬ÖÐÑë´¦ÀíÆ÷£© Data Forwarding£¨Êý¾ÝǰËÍ£© Decode£¨Ö¸Áî½âÂ룩 DIB£¨Dual Independent Bus£¬Ë«¶ÀÁ¢×ÜÏߣ© EC£¨Embedded Controller£¬Ç¶Èëʽ¿ØÖÆÆ÷£© Embedded Chips£¨Ç¶Èëʽ£© EPIC£¨explicitly parallel instruction code£¬²¢ÐÐÖ¸Áî´úÂ룩 FADD£¨Floationg Point Addition£¬¸¡µã¼Ó£© FCPGA£¨Flip Chip Pin Grid Array£¬·´×ªÐ¾Æ¬Õë½ÅÕ¤¸ñÕóÁУ© FDIV£¨Floationg Point Divide£¬¸¡µã³ý£© FEMMS£ºFast Entry/Exit Multimedia State£¬¿ìËÙ½øÈë/Í˳ö¶àýÌå״̬ FFT£¨fast Fourier transform£¬¿ìËÙÈÈŷķת»»£© FID£¨FID£ºFrequency identify£¬ÆµÂʼø±ðºÅÂ룩 FIFO£¨First Input First Output£¬ÏÈÈëÏȳö¶ÓÁУ© flip-chip£¨Ð¾Æ¬·´×ª£© FLOP£¨Floating Point Operations Per Second£¬¸¡µã²Ù×÷/Ã룩 FMUL£¨Floationg Point Multiplication£¬¸¡µã³Ë£© FPU£¨Float Point Unit£¬¸¡µãÔËËãµ¥Ôª£© FSUB£¨Floationg Point Subtraction£¬¸¡µã¼õ£© GVPP£¨Generic Visual Perception Processor£¬³£¹æÊÓ¾õ´¦ÀíÆ÷£© HL-PBGA: ±íÃæð¤Öø,¸ßÄÍÈÈ¡¢ÇᱡÐÍËܽºÇò×´¾ØÕó·â×° IA£¨Intel Architecture£¬Ó¢Ìضû¼Ü¹¹£© ICU£¨Instruction Control Unit£¬Ö¸Áî¿ØÖÆµ¥Ôª£© ID£ºidentify£¬¼ø±ðºÅÂë IDF£¨Intel Developer Forum£¬Ó¢Ìضû¿ª·¢ÕßÂÛ̳£© IEU£¨Integer Execution Units£¬ÕûÊýÖ´Ðе¥Ôª£© IMM: Intel Mobile Module, Ó¢ÌØ¶ûÒÆ¶¯Ä£¿é Instructions Cache£¬Ö¸Á´æ Instruction Coloring£¨Ö¸Áî·ÖÀࣩ IPC£¨Instructions Per Clock Cycle£¬Ö¸Áî/ʱÖÓÖÜÆÚ£© ISA£¨instruction set architecture£¬Ö¸Á¼Ü¹¹£© KNI£¨Katmai New Instructions£¬KatmaiÐÂÖ¸Á£¬¼´SSE£© Latency£¨Ç±·üÆÚ£© LDT£¨Lightning Data Transport£¬ÉÁµçÊý¾Ý´«Êä×ÜÏߣ© Local Interconnect£¨¾ÖÓò»¥Á¬£© MESI£¨Modified, Exclusive, Shared, Invalid£ºÐ޸ġ¢Åųý¡¢¹²Ïí¡¢·ÏÆú£© MMX£¨MultiMedia Extensions£¬¶àýÌåÀ©Õ¹Ö¸Á£© MMU£¨Multimedia Unit£¬¶àýÌåµ¥Ôª£© MFLOPS£¨Million Floationg Point/Second£¬Ã¿Ãë°ÙÍò¸ö¸¡µã²Ù×÷£© MHz£¨Million Hertz£¬Õ׺Õ×È£© MP£¨Multi-Processing£¬¶àÖØ´¦ÀíÆ÷¼Ü¹¹£© MPS£¨MultiProcessor Specification£¬¶àÖØ´¦ÀíÆ÷¹æ·¶£© MSRs£¨Model-Specific Registers£¬ÌرðÄ£¿é¼Ä´æÆ÷£© NAOC£¨no-account OverClock£¬ÎÞЧ³¬Æµ£© NI£ºNon£Intel£¬·ÇÓ¢ÌØ¶û OLGA£¨Organic Land Grid Array£¬»ù°åÕ¤¸ñÕóÁУ© OoO£¨Out of Order£¬ÂÒÐòÖ´ÐУ© PGA: Pin-Grid Array£¨Òý½ÅÍø¸ñÕóÁУ©,ºÄµç´ó PR£¨Performance Rate£¬ÐÔÄܱÈÂÊ£© PSN£¨Processor Serial numbers£¬´¦ÀíÆ÷ÐòÁкţ© PIB£¨Processor In a Box£¬ºÐ×°´¦ÀíÆ÷£© PPGA£¨Plastic Pin Grid Array£¬ËܽºÕë×´¾ØÕó·â×°£© PQFP£¨Plastic Quad Flat Package£¬ËÜÁÏ·½¿éÆ½Ãæ·â×°£© RAW£¨Read after Write£¬Ð´ºó¶Á£© Register Contention£¨ÇÀÕ¼¼Ä´æÆ÷£© Register Pressure£¨¼Ä´æÆ÷²»×㣩 Register Renaming£¨¼Ä´æÆ÷ÖØÃüÃû£© Remark£¨Ð¾Æ¬ÆµÂÊÖØ±êʶ£© Resource contention£¨×ÊÔ´³åÍ»£© Retirement£¨Ö¸ÁîÒýÍË£© RISC£¨Reduced Instruction Set Computing£¬¾«¼òÖ¸Á¼ÆËã»ú£© SEC: Single Edge Connector£¬µ¥±ßÁ¬½ÓÆ÷ Shallow-trench isolation£¨Ç³²Û¸ôÀ룩 SIMD£¨Single Instruction Multiple Data£¬µ¥Ö¸Áî¶àÊý¾ÝÁ÷£© SiO2F£¨Fluorided Silicon Oxide£¬¶þÑõ·ú»¯¹è£© SMI£¨System Management Interrupt£¬ÏµÍ³¹ÜÀíÖжϣ© SMM£¨System Management Mode£¬ÏµÍ³¹ÜÀíģʽ£© SMP£¨Symmetric Multi-Processing£¬¶Ô³ÆÊ½¶àÖØ´¦Àí¼Ü¹¹£© SOI: Silicon-on-insulator£¬¾øÔµÌå¹èƬ SONC£¨System on a chip,ϵͳ¼¯³ÉоƬ£© SPEC£¨System Performance Evaluation Corporation£¬ÏµÍ³ÐÔÄÜÆÀ¹À²âÊÔ£© SQRT£¨Square Root Calculations£¬Æ½·½¸ù¼ÆË㣩 SSE£¨Streaming SIMD Extensions£¬µ¥Ò»Ö¸Áî¶àÊý¾ÝÁ÷À©Õ¹£© Superscalar£¨³¬±êÁ¿Ìåϵ½á¹¹£© TCP: Tape Carrier Package£¨±¡Ä¤·â×°£©,·¢ÈÈС Throughput£¨ÍÌÍÂÁ¿£© TLB£¨Translate Look side Buffers£¬·ÒëÅÔÊÓ»º³åÆ÷£© USWC£¨Uncacheabled Speculative Write Combination£¬ÎÞ»º³åËæ»úÁªºÏд²Ù×÷£© VALU£¨Vector Arithmetic Logic Unit£¬ÏòÁ¿ËãÊõÂß¼µ¥Ôª£© VLIW£¨Very Long Instruction Word£¬³¬³¤Ö¸Áî×Ö£© VPU£¨Vector Permutate Unit£¬ÏòÁ¿ÅÅÁе¥Ôª£© VPU£¨vector processing units£¬ÏòÁ¿´¦Àíµ¥Ôª£¬¼´´¦ÀíMMX¡¢SSEµÈSIMDÖ¸ÁîµÄµØ·½£© |
» ²ÂÄãϲ»¶
366Çóµ÷¼Á
ÒѾÓÐ9È˻ظ´
²ÄÁϹ¤³Ì085601£¬270Çóµ÷¼Á
ÒѾÓÐ37È˻ظ´
279ѧ˶ʳƷרҵÇóµ÷¼ÁԺУ
ÒѾÓÐ18È˻ظ´
290µ÷¼ÁÉúÎï0860
ÒѾÓÐ31È˻ظ´
Ò»Ö¾Ô¸085802 323·ÖÇóµ÷¼Á
ÒѾÓÐ13È˻ظ´
277Çóµ÷¼Á
ÒѾÓÐ23È˻ظ´
322Çóµ÷¼Á£¬08¹¤¿Æ
ÒѾÓÐ4È˻ظ´
²ÄÁϹ¤³Ì281»¹Óе÷¼Á»ú»áÂð
ÒѾÓÐ30È˻ظ´
»¯Ñ§070300 Çóµ÷¼Á
ÒѾÓÐ16È˻ظ´
»¯¹¤Ñ§Ë¶294·Ö£¬Çóµ¼Ê¦ÊÕÁô
ÒѾÓÐ12È˻ظ´

0.5
|
2Â¥2006-09-02 13:20:11













»Ø¸´´ËÂ¥