| 查看: 675 | 回复: 0 | |||||||
[交流]
业内Top3外企-研发岗位招聘-要求学校背景985/211-坐标北京/上海-可先站内私信咨询
|
Principal / Lead / Senior Verification Engineer Location: SH/BJ Position Description: Deliver/implement advanced verification solutions by utilizing Cadence’s Incisive Verification product portfolio. The engineer should be able to act as a strong team member and contributor, leading team projects and initiatives. Exercise judgment within generally defined practices and policies. Specific duties include: Deep understanding on ASIC design and verification flow. Excellent knowledge of advanced verification methodology like eRM/OVM/UVM/VMM. Familiar with Cadence’s Incisive Plan to Closure Methodology (IPCM). Proficiency in System Verilog, System C and/or e (Specman). Developing and using Verification Components (eVC, OVC, UVC, VIP). Developing and using assertion based verification and formal analysis methods. Skilled in scripting language, such as Perl, C shell, Python, Makefile. Assessing the project verification requirements. Position Requirements: Essential Qualifications: BS degree with 3+ years of applicable experience, MS degree with2+ years of applicable experience in electrical engineering, microelectronics, comparable engineering science or solid state physics. Essential that the individual demonstrates strong communication, verbal and written. Requires good communication skills in English. Desirable Qualifications: Will have demonstrated hands-on experience and expertise with Cadence verification design tools or equivalent tools, flows and methodologies required to execute a verification project. Will have demonstrated successful completion of 3+ verification projects as an individual contributor Will have DDR project verification experience. Email: electronics98@126.com |
回复此楼» 猜你喜欢
国家基金申请书模板内插入图片不可调整大小?
已经有9人回复
-
退学或坚持读
已经有20人回复
-
免疫学博士有名额，速联系
已经有14人回复
-
面上基金申报没有其他的参与者成吗
已经有4人回复
-
多组分精馏求助
已经有6人回复
-
国家级人才课题组招收2026年入学博士
已经有6人回复