| 查看: 679 | 回复: 0 | |||||||
[交流]
业内Top3外企-研发岗位招聘-要求学校背景985/211-坐标北京/上海-可先站内私信咨询
|
Principal / Lead / Senior Verification Engineer Location: SH/BJ Position Description: Deliver/implement advanced verification solutions by utilizing Cadence’s Incisive Verification product portfolio. The engineer should be able to act as a strong team member and contributor, leading team projects and initiatives. Exercise judgment within generally defined practices and policies. Specific duties include: Deep understanding on ASIC design and verification flow. Excellent knowledge of advanced verification methodology like eRM/OVM/UVM/VMM. Familiar with Cadence’s Incisive Plan to Closure Methodology (IPCM). Proficiency in System Verilog, System C and/or e (Specman). Developing and using Verification Components (eVC, OVC, UVC, VIP). Developing and using assertion based verification and formal analysis methods. Skilled in scripting language, such as Perl, C shell, Python, Makefile. Assessing the project verification requirements. Position Requirements: Essential Qualifications: BS degree with 3+ years of applicable experience, MS degree with2+ years of applicable experience in electrical engineering, microelectronics, comparable engineering science or solid state physics. Essential that the individual demonstrates strong communication, verbal and written. Requires good communication skills in English. Desirable Qualifications: Will have demonstrated hands-on experience and expertise with Cadence verification design tools or equivalent tools, flows and methodologies required to execute a verification project. Will have demonstrated successful completion of 3+ verification projects as an individual contributor Will have DDR project verification experience. Email: electronics98@126.com |
回复此楼» 猜你喜欢
为什么中国大学工科教授们水了那么多所谓的顶会顶刊，但还是做不出宇树机器人？
已经有9人回复
-
版面费该交吗
已经有9人回复
-
体制内长辈说体制内绝大部分一辈子在底层，如同你们一样大部分普通教师忙且收入低
已经有13人回复
-
面上可以超过30页吧？
已经有4人回复
-
“人文社科而论，许多学术研究还没有达到民国时期的水平”
已经有5人回复
-
什么是人一生最重要的？
已经有4人回复