| 查看: 807 | 回复: 3 | |||||||||||||||||
[交流]
顺卓微电子（西安）有限公司诚聘IC designer人才
|
IC验证工程师: Skills & Experience： • Typically, 1-2 years’ experience. Guided by program or project objectives. • Complex and large-scale SOC/Subsystem/IP/ASIC Design/Integration/Verification experiences. Strong knowledge of ARM Processor or Industry bus standard (PCI-e, HT, USB, AMBA) or Multimedia/Video/GPU/DDR is preferred. • Good knowledge of UVM/OVM/VMM is a plus. • Good knowledge of Verilog/C/C++/System C/SystemVerilog. • Solid background of random techniques, coverage-driven verification environment with SVA/PSL assertions. • Strong ability of scripting languages such as Perl, Python, Makefile, C Shell. • Familiar with EDA tools, i.e. Synopsys VCS, Cadence IUS, Mentor QuestaSim, Spyglass . . . • Low-power design/implementation/simulation flow with UPF/CPF. • The ability to do Digital-Analog-Mixed simulations and develop UVM AMS models. • Strong cooperation skills with global teams and communication skills with the ability to convey complex technical concepts to other design/verification peers in verbal or written form. • Good at English for communication in talking/writing/reading • A high level of self-motivation and the ability to be a self-starter. • Able to take multi-assignments from different customers/Teams • Flexible on the new skilled tasks related to Front-end with the guidance from other technical experts like Chip Design, Physical Design and DFT • Be open, passion and capability to work under high pressure. 后端工程师： Skills & Experience： • Typically, 1-2 years’ experience. Guided by program or project objectives. • Familiar with one or more of the following tools: o PnR using either Synopsys ICC, Cadence EDI, Mentor Olympus o Synthesis using either Synopsys DC or Cadence RC o Experience of Formality or Formalpro. o Experience of Mentor Calibre or Synopsys IC Validator • Serves as an independent individual contributor to technical project • Demonstrates capability as a problem solver with an ability to work individually or as part of a team • Evaluates issues and defines solutions as part of a team or takes the lead in solving the issue. • Broadens cross disciplinary knowledge through new assignments • Flexible on the new skilled tasks related to Backend with the guidance from other technical experts like DFT and Design Verification DFT工程师： Skills & Experience: • Typically, 1-2 years’ experience. Guided by program or project objectives. • Familiar with DFT tools from Mentor, Synopsys, or Cadence: o Scan/MBIST/BSD/LBIST insertion using either Mentor Tessent, Synopsys DC, or Cadence RC; o ATPG using either Mentor Tessent, Synopsys TetraMax, or Cadence ET; o Pattern verification using VCS/NC-Verilog/NC-sim/ModelSim • Good knowledge of DFT; • Experience of DFT architecture design • Serves as an independent individual contributor to technical project • Demonstrates capability as a problem solver with an ability to work individually or as part of a team • Evaluates issues and defines solutions as part of a team or takes the lead in solving the issue. • Broadens cross disciplinary knowledge through new assignments • Flexible on the new skilled tasks related to Backend with the guidance from other technical experts like Physical Design and Design Verification |
回复此楼» 猜你喜欢
估计是周四
已经有3人回复
-
基金啊基金
已经有3人回复
-
科研孤儿太难了
已经有15人回复
-
让我中一个面上吧！
已经有10人回复
-
言之凿凿，明天官网会通知放榜？
已经有17人回复
-
时间戳又变了
已经有17人回复
-
今天系统多次维护，明天很可能放榜！
已经有11人回复
-
时间戳变了，能看出什么问题？
已经有23人回复
-
只有每年这种时候来逛逛小木虫
已经有22人回复
-
放榜前的不淡定
已经有12人回复
2楼2016-02-23 12:59:34
3楼2016-06-01 16:41:35
4楼2016-06-06 14:50:20
40