| ²é¿´: 481 | »Ø¸´: 6 | ||
| ¡¾½±Àø¡¿ ±¾Ìû±»ÆÀ¼Û6´Î£¬×÷Õßjoegao1Ôö¼Ó½ð±Ò 4.8 ¸ö | ||
[×ÊÔ´]
VHDL Coding and Logic Synthesis with Synopsys
|
||
| VHDL Coding and Logic Synthesis with Synopsys . Ó¢ÎÄ԰湤¾ßÊéÏÂÔØ ¡£ |
» ±¾Ìû¸½¼þ×ÊÔ´Áбí
-
»¶Ó¼à¶½ºÍ·´À¡£ºÐ¡Ä¾³æ½öÌṩ½»Á÷ƽ̨£¬²»¶Ô¸ÃÄÚÈݸºÔð¡£
±¾ÄÚÈÝÓÉÓû§×ÔÖ÷·¢²¼£¬Èç¹ûÆäÄÚÈÝÉæ¼°µ½ÖªÊ¶²úȨÎÊÌ⣬ÆäÔðÈÎÔÚÓÚÓû§±¾ÈË£¬Èç¶Ô°æÈ¨ÓÐÒìÒ飬ÇëÁªÏµÓÊÏ䣺xiaomuchong@tal.com - ¸½¼þ 1 : VHDL_Coding_and_Logic_Synthesis_with_Synopsys.pdf
2015-05-24 17:21:05, 7.36 M
» ²ÂÄãϲ»¶
0703»¯Ñ§Çóµ÷¼Á
ÒѾÓÐ17È˻ظ´
¿¼Ñе÷¼Á-²ÄÁÏÀà-284
ÒѾÓÐ15È˻ظ´
Ò»Ö¾Ô¸211 0703»¯Ñ§ 346·ÖÇóµ÷¼Á
ÒѾÓÐ3È˻ظ´
²ÄÁϹ¤³Ì085601£¬270Çóµ÷¼Á
ÒѾÓÐ24È˻ظ´
085404 293Çóµ÷¼Á
ÒѾÓÐ3È˻ظ´
µ÷¼Á
ÒѾÓÐ21È˻ظ´
¸´ÊÔµ÷¼Á£¬Ò»Ö¾Ô¸Ö£ÖÝ´óѧ²ÄÁÏÓ뻯¹¤289·Ö
ÒѾÓÐ15È˻ظ´
08¹¤¿ÆÇóµ÷¼Á290·Ö
ÒѾÓÐ12È˻ظ´
286Çóµ÷¼Á
ÒѾÓÐ16È˻ظ´
²ÄÁÏÀà284µ÷¼Á
ÒѾÓÐ24È˻ظ´
¼òµ¥»Ø¸´
WILLVSNICK2Â¥
2015-10-14 17:17
»Ø¸´
ÎåÐÇºÃÆÀ ¶¥Ò»Ï£¬¸Ðл·ÖÏí£¡
basamessi3Â¥
2015-12-28 15:27
»Ø¸´
ÎåÐÇºÃÆÀ ¶¥Ò»Ï£¬¸Ðл·ÖÏí£¡
pabol20064Â¥
2016-01-29 08:43
»Ø¸´
ÎåÐÇºÃÆÀ ¶¥Ò»Ï£¬¸Ðл·ÖÏí£¡
xiaoxiao1885Â¥
2018-05-22 11:05
»Ø¸´
ÎåÐÇºÃÆÀ 









xxf88xxf6Â¥
2018-08-10 10:40
»Ø¸´
ÎåÐÇºÃÆÀ ¶¥Ò»Ï£¬¸Ðл·ÖÏí£¡
atwoodcloyd7Â¥
2019-05-23 14:12
»Ø¸´
ÎåÐÇºÃÆÀ ¸Ðл·ÖÏí£¡













»Ø¸´´ËÂ¥