| 查看: 1169 | 回复: 0 | |||||||
[交流]
业内Top3外企-AE岗位招聘-要求学校背景985/211-坐标上海/深圳-可先站内私信咨询
|
Job Description: R&D Applications Engineer Location: Shanghai/Shenzhen The Applications Engineer is responsible for working directly with customers, the internal development organization, sales/FAEs and other members of Cadence’s Xtensa Applications Engineering team. In this capacity, it is the direct responsibility of this individual to provide technical support, applications know how and training to use CadenceTensilica’s microprocessor in SoCs. RESPONSIBILITIES: Provide support for Cadence’s Tensilica IP products, specifically hardware flow and verification for SoC implementation. Become an expert and provide guidance on using Tensilica provided scripts for synthesis, place and route and layout. Also guide customers to use verification environment, power analysis scripts for Tensilica processors instand-alone and/or embedded in an SoC. Provide customer training for general Xtensa architecture and tools. Provide quality solutions to customer issues in timely manner. Influence future Xtensa products by providing customer feedback back to the hardware and software development groups. Work closely with Applications Engineering group located in San Jose, CA USA and Pune India to stay up-to-date with the latest tools and architecture. REQUIREMENTS: BS in EE/CS (MS preferred) or equivalent plus 6 to 10 years work experience. In-depth understanding of Computer architecture/ RISC processors/ DSPs. Hands-on experience in DSP processor implementation or verification in SoC. Hands-on experience in synthesis using latest technology libraries. Expert knowledge hardware design basics, Verilog language. Experience in development or testing of any of complex SoC using RISC or DSP processors. Deep knowledge of SoC system architecture, interfaces, and interconnects. Experience in SoC system simulation and verification. Familiar with on-chip bus protocols such as AMBA (AXI, AHB, APB), and on-chip trace and debug (JTAG, CoreSight). Familiarity with JTAG based debugging, chip bring-up will be plus. Knowledge of DSP processors like audio processing, image processing will be plus. Must have good English written and verbal communication skills as well as good problem solving skills. Able to travel occasionally for 2 to 4 weeks per year to International locations. Email：electronics98@126.com [ 来自版块群 上海 ] |
回复此楼» 猜你喜欢
这样的filecode谁见过
已经有15人回复
-
关于filecode，很负责任的告诉大家
已经有7人回复
-
【2027博士申请】纳米药物递送方向
已经有5人回复
-
关于豆爷回答的JTJC与%2F数量
已经有7人回复
-
2026国自然放榜时间
已经有3人回复
-
国基金的申报应该改成非等额制，评价高的钱多评价低的钱少，但是增加资助率
已经有7人回复
-
好奇怪的filecode
已经有4人回复
-
售SCI文章，我:8O5.5.1.O.54,科目齐全,可+急
已经有4人回复
-
售SCI一区T0P文章，我:8.O.55.1.O54,科目全,可伽急
已经有4人回复
-
售SCI文章，我:8O.5.5.1O.54,科目全,可十急
已经有4人回复
